PPT Slide
Packet Structure, continued...
TRAINING
SEQUENCE
IDLE
FLAG
FCS
(CRC-16)
DATA
BUFFER
FLAG
IDLE
8 bits.
Allow RF power to reach nominal level.
Allow frequency to stabilize.
TRAINING
SEQUENCE
24 or 32 bits.
For fetching data clock.
FLAG
HDLC flags (01111110), 8 bits.
Start and end flag identical.
FLAG
FCS
(CRC-16)
16 bits.
Uses CRC-16 (CCITT).
BUFFER
24 bits.
Propagation integrity to 202 nm.
Jitter allowance.
Bistuffing and repeater bits.
前のスライド
次のスライド
最初のスライドに戻る
グラフィックスの表示